You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Main problem is the output side needs a passive bias voltage spec for cap generation. Potentially as the cap block parameter instead of being passed through port parameters, since AnalogSink does not expose a bias voltage?
Main problem is the output side needs a passive bias voltage spec for cap generation. Potentially as the cap block parameter instead of being passed through port parameters, since AnalogSink does not expose a bias voltage?