Name		Name	Last commit message	Last commit date
.github/workflows		.github/workflows
docs		docs
nix		nix
packages		packages
pkgs		pkgs
.envrc		.envrc
.gitignore		.gitignore
LICENSE		LICENSE
README.md		README.md
analysis_options.yaml		analysis_options.yaml
devices.nix		devices.nix
flake.lock		flake.lock
flake.nix		flake.nix
pubspec.lock		pubspec.lock
pubspec.lock.json		pubspec.lock.json
pubspec.yaml		pubspec.yaml
treefmt.nix		treefmt.nix

Repository files navigation

River

River is an open source & modular RISC-V based CPU & SoC.

About

Modular RISC-V implementation & SoC

assembler emulator risc-v rohd simulator

Apache-2.0 license

Custom properties

19 stars

0 watching

Report repository

Releases

Packages

Used by

Contributors

Languages