A collection of Verilog HDL implementations of fundamental digital logic circuits and sequential systems.
All designs in this repository have been compiled and functionally verified using ModelSim and Intel Quartus. The repository serves as a reference for learning, practicing, and understanding digital design concepts using Verilog.