Skip to content

feat: add verilog support #428

Closed
chuanseng-ng wants to merge 7 commits into
tirth8205:mainfrom
chuanseng-ng:feature/add-sv-support
Closed

feat: add verilog support #428
chuanseng-ng wants to merge 7 commits into
tirth8205:mainfrom
chuanseng-ng:feature/add-sv-support

Conversation

@chuanseng-ng
Copy link
Copy Markdown
Contributor

@chuanseng-ng chuanseng-ng commented May 5, 2026

Summary

  • Add verilog/system-verilog basic support in parser.py
    • Support module and interface declaration
    • Support package identifier

Scope

  • Verilog file-type (*.v, *.vh)
  • System-verilog file-type (*.sv, *.svh)
  • Packages (*.pkg)

Test

  • Add Verilog fixtures
  • Add Verilog tests in multilang.py

QA status

  • New tests passed via pytest
  • Ruff clean for modified points

Future support

  • Port & signal tracing

@chuanseng-ng chuanseng-ng changed the title feat: Add verilog support feat: add verilog support May 6, 2026
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant